

SUBJECT CODE NO:- P-501
FACULTY OF ENGINEERING AND TECHNOLOGY
S.E. (EEP/EE/EEE) Examination MAY/JUNE-2016
Analog & Digital Circuits
(Revised)

[Time: Three Hours]

[Max Marks:80]

“Please check whether you have got the right question paper.”

N.B i) Question number 1 and 6 are compulsory.ii) Solve any two questions from remaining for each section.

Section A

- Q.1 Solve any five of the following. 10
- Define Load Line.
 - Draw symbol of Op Amp.
 - Define biasing BJT.
 - Define Slew rate of op amp.
 - Define voltage gain of BJT.
 - Draw Pin diagram of IC741.
- Q.2 08
- Explain ratings of BJT.
 - Explain Common base configuration of BJT. 07
- Q.3 08
- Explain Op-Amp parameter in detail.
 - Explain mono stable Multivibrator using IC555. 07
- Q.4 05
- An op amp has CMRR of 100dB. If its differential voltage gain is 40000 calculate common mode gain. 05
 - A certain transistor has $\alpha = 0.95$, $I_{CO}=4\mu A$ and $I_B=50\mu A$. Find the values of collector and emitter currents. 05
 - Explain Non-inverting Amplifier. 05
- Q.5 Write a short note on any three. 15
- Push Pull Amplifier
 - 78XX IC
 - First order low Pass Filter
 - FET Characteristics

Section B

- Q.6 Solve any five from following. 10
- $(1010111)_2 = (?)_{08}$
 - Find 1's complement of $(110011001)_2$
 - Convert following from gray to binary. (1110110)
 - $(1010111)_2 - (110011)_2 = ?$
 - Explain NAND and NOR gate.
 - $(134)_{16} = (?)_{10}$

Q.7	a) Construct AND, OR and NOT logic using NOR gate. b) Explain the working of Demultiplexer.	08 07
Q.8	Simplify following equation using K Map. a) $Y = BCD + A\bar{C}D + \bar{A}B\bar{C} + \bar{A}BD$ b) $Y = A\bar{B}C + \bar{A}B\bar{C} + ABC$ c) $Y = ABCD + \bar{A}\bar{B}C\bar{D} + A\bar{B}\bar{C}D$	15
Q.9	a) Explain memory devices in detail. b) Explain Shift Register.	08 07
Q.10	a) Explain Synchronous Counter. b) Explain edge triggered J K Flip-flop in detail.	08 07